



**MOTOROLA**

**SUCCESSIVE APPROXIMATION REGISTERS**

The MC14549B and MC14559B successive approximation registers are 8-bit registers providing all the digital control and storage necessary for successive approximation analog-to-digital conversion systems. These parts differ in only one control input. The Master Reset (MR) on the MC14549B is required in the cascaded mode when greater than 8 bits are desired. The Feed Forward (FF) of the MC14559B is used for register shortening where End-of-Conversion (EOC) is required after less than eight cycles.

Applications for the MC14549B and MC14559B include analog-to-digital conversion, with serial and parallel outputs.

- Totally Synchronous Operation
- All Outputs Buffered
- Single Supply Operation
- Serial Output
- Retriggerable
- Compatible with a Variety of Digital and Analog Systems such as the MC1408 8-Bit D/A Converter
- All Control Inputs Positive-Edge Triggered
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range

**MAXIMUM RATINGS** (Voltages referenced to  $V_{SS}$ )

Rating	Symbol	Value	Unit
DC Supply Voltage	$V_{DD}$	-0.5 to +18	Vdc
Input Voltage, All Inputs	$V_{in}$	-0.5 to $V_{DD} + 0.5$	Vdc
DC Current Drain per Pin	I	10	mAdc
Operating Temperature Range - AL Device	$T_A$	-55 to +125	$^{\circ}C$
CL/CP Device		-40 to +85	
Storage Temperature Range	$T_{stg}$	-65 to +150	$^{\circ}C$

**TRUTH TABLES**

MC14549B

SC	SC(t-1)	MR	MR(t-1)	Clock	Action
X	X	X	X		None
X	X	1	X		Reset
1	0	0	0		Start Conversion
1	X	0	1		Start Conversion
1	1	0	0		Continue Conversion
0	X	0	X		Continue Previous Operation

MC14559B

SC	SC(t-1)	EOC	Clock	Action
X	X	X		None
1	0	0		Start Conversion
X	1	0		Continue Conversion
0	0	0		Continue Conversion
0	X	1		Retain Conversion Result
1	X	1		Start Conversion

X = Don't Care


t-1 = State at Previous Clock

**MC14549B**  
**MC14559B**

**CMOS MSI**

(LOW-POWER COMPLEMENTARY MOS)


**SUCCESSIVE APPROXIMATION REGISTERS**




**L SUFFIX**  
CERAMIC PACKAGE  
CASE 620

**P SUFFIX**  
PLASTIC PACKAGE  
CASE 648

**ORDERING INFORMATION**



**PIN ASSIGNMENT**



\* For MC14549B Pin 10 is MR input  
For MC14559B Pin 10 is FF input

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ).

# MC14549B • MC14559B

## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	V <sub>DD</sub> Vdc	T <sub>low</sub> *		25°C			T <sub>high</sub> *		Unit	
			Min	Max	Min	Typ	Max	Min	Max		
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	"0" Level V <sub>OL</sub>	5.0	–	0.05	–	0	0.05	–	0.05	Vdc	
		10	–	0.05	–	0	0.05	–	0.05		
		15	–	0.05	–	0	0.05	–	0.05		
	"1" Level V <sub>OH</sub>	5.0	4.95	–	4.95	5.0	–	4.95	–	Vdc	
		10	9.95	–	9.95	10	–	9.95	–		
		15	14.95	–	14.95	15	–	14.95	–		
Input Voltage <sup>#</sup>	"0" Level V <sub>IL</sub> (V <sub>O</sub> = 4.5 or 0.5 Vdc) (V <sub>O</sub> = 9.0 or 1.0 Vdc) (V <sub>O</sub> = 13.5 or 1.5 Vdc)	5.0	–	1.5	–	2.25	1.5	–	1.5	Vdc	
		10	–	3.0	–	4.50	3.0	–	3.0		
		15	–	4.0	–	6.75	4.0	–	4.0		
	"1" Level V <sub>IH</sub> (V <sub>O</sub> = 0.5 or 4.5 Vdc) (V <sub>O</sub> = 1.0 or 9.0 Vdc) (V <sub>O</sub> = 1.5 or 13.5 Vdc)	5.0	3.5	–	3.5	2.75	–	3.5	–	Vdc	
		10	7.0	–	7.0	5.50	–	7.0	–		
		15	11.0	–	11.0	8.25	–	11.0	–		
Output Drive Current (AL Device)	Source I <sub>OH</sub> (V <sub>OH</sub> = 2.5 Vdc) (V <sub>OH</sub> = 4.6 Vdc) (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc)	5.0	-1.2	–	-1.0	-1.7	–	-0.7	–	mAdc	
		5.0	-0.25	–	-0.2	-0.36	–	-0.14	–		
		10	-0.62	–	-0.5	-0.9	–	-0.35	–		
		15	-1.8	–	-1.5	-3.5	–	-1.1	–		
	Sink Q Outputs I <sub>OL</sub> (V <sub>OL</sub> = 0.4 Vdc) (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)	5.0	1.28	–	1.02	1.76	–	0.72	–	mAdc	
		10	3.2	–	2.6	4.5	–	1.8	–		
		15	8.4	–	6.8	17.6	–	4.8	–		
		5.0	0.64	–	0.51	0.88	–	0.36	–		
	Sink Pin 5, 11 only I <sub>OL</sub> (V <sub>OL</sub> = 0.4 Vdc) (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)	5.0	1.6	–	1.3	2.25	–	0.9	–	mAdc	
		10	4.2	–	3.4	8.8	–	2.4	–		
		5.0	-1.0	–	-0.8	-1.7	–	-0.6	–		mAdc
		5.0	-0.2	–	-0.16	-0.36	–	-0.12	–		
10	-0.5	–	-0.4	-0.9	–	-0.3	–				
15	-1.4	–	-1.2	-3.5	–	-1.0	–				
Output Drive Current (CL/CP Device)	Source I <sub>OH</sub> (V <sub>OH</sub> = 2.5 Vdc) (V <sub>OH</sub> = 4.6 Vdc) (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc)	5.0	-1.0	–	-0.8	-1.7	–	-0.6	–	mAdc	
		5.0	-0.2	–	-0.16	-0.36	–	-0.12	–		
		10	-0.5	–	-0.4	-0.9	–	-0.3	–		
		15	-1.4	–	-1.2	-3.5	–	-1.0	–		
Sink Q Outputs I <sub>OL</sub> (V <sub>OL</sub> = 0.4 Vdc) (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)	5.0	1.04	–	0.88	1.76	–	0.72	–	mAdc		
	10	2.6	–	2.2	4.5	–	1.8	–			
	15	7.2	–	6.0	17.6	–	4.8	–			
	5.0	0.52	–	0.44	0.88	–	0.36	–			
Sink Pin 5, 11 only I <sub>OL</sub> (V <sub>OL</sub> = 0.4 Vdc) (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)	10	1.3	–	1.1	2.25	–	0.9	–	mAdc		
	15	3.6	–	3.0	8.8	–	2.4	–			
Input Current (AL Device)	I <sub>in</sub>	15	–	±0.1	–	±0.00001	±0.1	–	±1.0	μAdc	
Input Current (CL/CP Device)	I <sub>in</sub>	15	–	±0.3	–	±0.00001	±0.3	–	±1.0	μAdc	
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	–	–	–	–	5.0	7.5	–	–	pF	
Quiescent Current (AL Device) (Per Package) (Clock = V <sub>SS</sub> )	I <sub>DD</sub>	5.0	–	5.0	–	0.005	5.0	–	150	μAdc	
		10	–	10	–	0.010	10	–	300		
		15	–	20	–	0.015	20	–	600		
Quiescent Current (CL/CP Device) (Per Package) (Clock = V <sub>SS</sub> )	I <sub>DD</sub>	5.0	–	20	–	0.005	20	–	150	μAdc	
		10	–	40	–	0.010	40	–	300		
		15	–	80	–	0.015	80	–	600		
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C <sub>L</sub> = 50 pF on all outputs, all buffers switching)	I <sub>T</sub>	5.0	I <sub>T</sub> = (0.8 μA/kHz) f + I <sub>DD</sub>							μAdc	
		10	I <sub>T</sub> = (1.6 μA/kHz) f + I <sub>DD</sub>								
		15	I <sub>T</sub> = (2.4 μA/kHz) f + I <sub>DD</sub>								

\*T<sub>low</sub> = -55°C for AL Device, -40°C for CL/CP Device.

T<sub>high</sub> = +125°C for AL Device, +85°C for CL/CP Device.

<sup>#</sup>Noise immunity specified for worst-case input combination.

Noise Margin for both "1" and "0" level = 1.0 Vdc min @ V<sub>DD</sub> = 5.0 Vdc

2.0 Vdc min @ V<sub>DD</sub> = 10 Vdc

2.5 Vdc min @ V<sub>DD</sub> = 15 Vdc

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + 2 \times 10^{-3} (C_L - 50) V_{DD} f$$

where: I<sub>T</sub> is in μA (per package), C<sub>L</sub> in pF, V<sub>DD</sub> in Vdc, and f in kHz is input frequency.

\*\* The formulas given are for the typical characteristics only at 25°C.


# MC14549B•MC14559B

## SWITCHING CHARACTERISTICS\* ( $C_L = 50 \text{ pF}, T_A = 25^\circ\text{C}$ )


Characteristic	Symbol	V <sub>DD</sub>	Min	Typ	Max	Unit
Output Rise Time $t_{TLH} = (3.0 \text{ ns/pF}) C_L + 30 \text{ ns}$ $t_{TLH} = (1.5 \text{ ns/pF}) C_L + 15 \text{ ns}$ $t_{TLH} = (1.1 \text{ ns/pF}) C_L + 10 \text{ ns}$	$t_{TLH}$	5.0 10 15	— — —	180 90 65	360 180 130	ns
Output Fall Time $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	$t_{THL}$	5.0 10 15	— — —	100 50 40	200 100 80	ns
Propagation Delay Time Clock to Q $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 415 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 177 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 130 \text{ ns}$ Clock to S <sub>out</sub> $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 665 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 277 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 195 \text{ ns}$ Clock to EOC $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 215 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$	$t_{PLH},$ $t_{PHL}$	5.0 10 15  5.0 10 15  5.0 10 15	— — —  — — —  — — —	500 210 155  750 310 220  300 130 100	1000 420 310  1500 620 440  600 260 200	ns
SC, D, FF or MR Setup Time	$t_{su}$	5.0 10 15	250 100 80	125 50 40	— — —	ns
Clock Pulse Width	$t_{WH}(cl)$	5.0 10 15	700 270 200	350 135 100	— — —	ns
Pulse Width — D, SC, FF or MR	$t_{WH}$	5.0 10 15	500 200 160	250 100 80	— — —	ns
Clock Rise and Fall Time	$t_{TLH},$ $t_{THL}$	5.0 10 15	— — —	— — —	15 5.0 4.0	$\mu\text{s}$
Clock Pulse Frequency	$f_{cl}$	5.0 10 15	— — —	1.5 3.0 4.0	0.8 1.5 2.0	MHz

\* The formulae given are for the typical characteristics only.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



TIMING DIAGRAM





TYPICAL APPLICATIONS

Externally Controlled 6-Bit ADC (Figure 2)

- Several features are shown in this application:
- Shortening of the register to six bits by feeding the seventh output bit into the FF input.
  - Continuous conversion, if a continuous signal is applied to SC.
  - Externally controlled updating (the start pulse must be shorter than the conversion cycle).
  - The EOC output indicating that the parallel data are valid and that the serial output is complete.

Continuously Cycling 8-Bit ADC (Figure 3)

This ADC is running continuously because the EOC signal is fed back to the SC input, immediately initiating a new cycle on the next clock pulse.

Continuously Cycling 12-Bit ADC (Figure 4)

Because each successive approximation register (SAR) has a capability of handling only an eight-bit word, two must be cascaded to make an ADC with more than eight bits.

When it is necessary to cascade two SAR's, the second SAR must have a stable resettable state to remain in while awaiting a subsequent start signal. However, the first stage must not have a stable resettable state while recycling, because during switch-on or due to outside influences, the first stage has entered a reset state, the entire ADC will remain in a stable non-functional condition.

This 12-bit ADC is continuously recycling. The serial as well as the parallel outputs are updated every thirteenth clock pulse. The EOC pulse indicates the completion of

FIGURE 2 – EXTERNALLY CONTROLLED 6-BIT ADC






FIGURE 3 – CONTINUOUSLY CYCLING 8-BIT ADC



# MC14549B • MC14559B

FIGURE 4 – CONTINUOUSLY CYCLING 12-BIT ADC



the 12-bit conversion cycle, the end of the serial output word, and the validity of the parallel data output.

### Externally Controlled 12-Bit ADC (Figure 5)

In this circuit the external pulse starts the first SAR and simultaneously resets the cascaded second SAR. When Q4 of the first SAR goes high, the second SAR starts conversion, and the first one stops conversion. EOC indicates that the parallel data are valid and that the serial output is complete. Updating the output data is started with every external control pulse.

### Additional Motorola Parts for Successive Approximation ADC

**Monolithic digital-to-analog converters** – The MC1408/1508 converter has eight-bit resolution and is available with 6, 7, and 8-bit accuracy. **The amplifier-comparator block** – The MC1407/1507 contains a high speed operational amplifier and a high speed comparator with adjustable window.

With these two linear parts it is possible to construct SA-ADCs with an accuracy of up to eight bits, using as the register one MC14549B or one MC14559B. An additional CMOS block will be necessary to generate the clock frequency.

Additional information on successive approximation ADC is found in Motorola Application Note AN-716.

FIGURE 5 – EXTERNALLY CONTROLLED 12-BIT ADC

