



**MOTOROLA**

**MC14568B**

**PHASE COMPARATOR AND PROGRAMMABLE COUNTERS**

The MC14568B consists of a phase comparator, a divide-by-4, 16, 64 or 100 counter and a programmable divide-by-N 4-bit binary counter (all positive-edge triggered) constructed with MOS P-channel and N-channel enhancement mode devices (complementary MOS) in a single monolithic structure.

The MC14568B has been designed for use in conjunction with a programmable divide-by-N counter for frequency synthesizers and phase-locked loop applications requiring low power dissipation and/or high noise immunity.

This device can be used with both counters cascaded and the output of the second counter connected to the phase comparator (CTL high), or used separate of the programmable divide-by-N counter, for example cascaded with MC14569B (CTL low), MC14522B or MC14526B.

- Quiescent Current = 5.0 nA typ/pkg @ 5 Vdc
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-Power TTL Loads, One Low-Power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range.


**MAXIMUM RATINGS** (Voltages referenced to  $V_{SS}$ )

Rating	Symbol	Value	Unit
DC Supply Voltage	$V_{DD}$	-0.5 to +18	Vdc
Input Voltage, All Inputs	$V_{in}$	-0.5 to $V_{DD} + 0.5$	Vdc
DC Current Drain per Pin	I	10	mAdc
Operating Temperature Range — AL Device	$T_A$	-55 to +125	°C
CL/CP Device		-40 to +85	
Storage Temperature Range	$T_{stg}$	-65 to +150	°C

**CMOS MSI**

(LOW-POWER COMPLEMENTARY MOS)


**PHASE COMPARATOR AND PROGRAMMABLE COUNTERS**



**L SUFFIX**  
CERAMIC PACKAGE  
CASE 620

**P SUFFIX**  
PLASTIC PACKAGE  
CASE 648

**ORDERING INFORMATION**




**TRUTH TABLE**


F Pin 10	G Pin 11	Division Ratio of Counter D1
0	0	4
0	1	16
1	0	64
1	1	100

The divide-by-zero state on the programmable divide-by-N 4-bit binary counter, D2, is illegal.


**BLOCK DIAGRAM**



**CTL HIGH**



**CTL LOW**



# MC14568B

## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	V <sub>DD</sub> Vdc	T <sub>low</sub> *		25°C			T <sub>high</sub> *		Unit
			Min	Max	Min	Typ	Max	Min	Max	
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0  V <sub>in</sub> = 0 or V <sub>DD</sub>	"0" Level V <sub>OL</sub>	5.0	–	0.05	–	0	0.05	–	0.05	Vdc
		10	–	0.05	–	0	0.05	–	0.05	
		15	–	0.05	–	0	0.05	–	0.05	
	"1" Level V <sub>OH</sub>	5.0	4.95	–	4.95	5.0	–	4.95	–	Vdc
		10	9.95	–	9.95	10	–	9.95	–	
		15	14.95	–	14.95	15	–	14.95	–	
Input Voltage*† (V <sub>O</sub> = 4.5 or 0.5 Vdc) (V <sub>O</sub> = 9.0 or 1.0 Vdc) (V <sub>O</sub> = 13.5 or 1.5 Vdc)  (V <sub>O</sub> = 0.5 or 4.5 Vdc) (V <sub>O</sub> = 1.0 or 9.0 Vdc) (V <sub>O</sub> = 1.5 or 13.5 Vdc)	"0" Level V <sub>IL</sub>	5.0	–	1.5	–	2.25	1.5	–	1.5	Vdc
		10	–	3.0	–	4.50	3.0	–	3.0	
		15	–	4.0	–	6.75	4.0	–	4.0	
	"1" Level V <sub>IH</sub>	5.0	3.5	–	3.5	2.75	–	3.5	–	Vdc
		10	7.0	–	7.0	5.50	–	7.0	–	
		15	11.0	–	11.0	8.25	–	11.0	–	
Output Drive Current (AL Device) (V <sub>OH</sub> = 2.5 Vdc) (V <sub>OH</sub> = 4.6 Vdc) (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc)  (V <sub>OL</sub> = 0.4 Vdc) (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)	Source I <sub>OH</sub>	5.0	–1.2	–	–1.0	–1.7	–	–0.7	–	mA <sub>dc</sub>
		10	–0.25	–	–0.2	–0.36	–	–0.14	–	
		15	–0.62	–	–0.5	–0.9	–	–0.35	–	
	Sink I <sub>OL</sub>	5.0	0.64	–	0.51	0.88	–	0.36	–	mA <sub>dc</sub>
		10	1.6	–	1.3	2.25	–	0.9	–	
		15	4.2	–	3.4	8.8	–	2.4	–	
Output Drive Current (CL/CP Device) (V <sub>OH</sub> = 2.5 Vdc) (V <sub>OH</sub> = 4.6 Vdc) (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc)  (V <sub>OL</sub> = 0.4 Vdc) (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)	Source I <sub>OH</sub>	5.0	–1.0	–	–0.8	–1.7	–	–0.6	–	mA <sub>dc</sub>
		10	–0.2	–	–0.16	–0.36	–	–0.12	–	
		15	–0.5	–	–0.4	–0.9	–	–0.3	–	
	Sink I <sub>OL</sub>	5.0	0.52	–	0.44	0.88	–	0.36	–	mA <sub>dc</sub>
		10	1.3	–	1.1	2.25	–	0.9	–	
		15	3.6	–	3.0	8.8	–	2.4	–	
Input Current (AL Device)	I <sub>in</sub>	15	–	±0.1	–	±0.00001	±0.1	–	±1.0	μA <sub>dc</sub>
Input Current (CL/CP Device)	I <sub>in</sub>	15	–	±0.3	–	±0.00001	±0.3	–	±1.0	μA <sub>dc</sub>
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	–	–	–	–	5.0	7.5	–	–	pF
Quiescent Current (AL Device) (Per Package)	I <sub>DD</sub>	5.0	–	5.0	–	0.005	5.0	–	150	μA <sub>dc</sub>
		10	–	10	–	0.010	10	–	300	
		15	–	20	–	0.015	20	–	600	
Quiescent Current (CL/CP Device) (Per Package)	I <sub>DD</sub>	5.0	–	20	–	0.005	20	–	150	μA <sub>dc</sub>
		10	–	40	–	0.010	40	–	300	
		15	–	80	–	0.015	80	–	600	
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C <sub>L</sub> = 50 pF on all outputs, all buffers switching)	I <sub>T</sub>	5.0 10 15	I <sub>T</sub> = (0.2 μA/kHz) f + I <sub>DD</sub> I <sub>T</sub> = (0.4 μA/kHz) f + I <sub>DD</sub> I <sub>T</sub> = (0.9 μA/kHz) f + I <sub>DD</sub>							μA <sub>dc</sub>
Three-State Leakage Current, Pins 1, 13 (AL Device)	I <sub>TL</sub>	15	–	±0.1	–	±0.00001	±0.1	–	±3.0	μA <sub>dc</sub>
Three-State Leakage Current, Pins 1, 13 (CL/CP Devices)	I <sub>TL</sub>	15	–	±1.0	–	±0.00001	±1.0	–	±7.5	μA <sub>dc</sub>

\*T<sub>low</sub> = –55°C for AL Device, –40°C for CL/CP Device.

T<sub>high</sub> = +125°C for AL Device, +85°C for CL/CP Device.

†Noise immunity specified for worst-case input combination.

Noise Margin for both "1" and "0" level = 1.0 Vdc min @ V<sub>DD</sub> = 5.0 Vdc  
2.0 Vdc min @ V<sub>DD</sub> = 10 Vdc  
2.5 Vdc min @ V<sub>DD</sub> = 15 Vdc

†To calculate total supply current at loads other than 50 pF:


$$I_T(C_L) = I_T(50 \text{ pF}) + 1 \times 10^{-3} (C_L - 50) V_{DD} f$$

where: I<sub>T</sub> is in μA (per package), C<sub>L</sub> in pF, V<sub>DD</sub> in Vdc, and f in kHz is input frequency.

\*\*The formulas given are for the typical characteristics only at 25°C.

†Pin 15 is connected to V<sub>SS</sub> or V<sub>DD</sub> for input voltage test.

### PIN ASSIGNMENT



# MC14568B

## SWITCHING CHARACTERISTICS ( $C_L = 50 \text{ pF}$ , $T_A = 25^\circ\text{C}$ )

Characteristic	Symbol	VDD Vdc	Min	Typ	Max	Unit
Output Rise Time	$t_{TLH}$	5.0	—	180	360	ns
		10	—	90	180	
		15	—	65	130	
Output Fall Time	$t_{THL}$	5.0	—	100	200	ns
		10	—	50	100	
		15	—	40	80	
Minimum Pulse Width, C1, Q1/C2, or $PC_{in}$ Input	$t_{WH}$	5.0	—	125	250	ns
		10	—	60	120	
		15	—	45	90	
Maximum Clock Rise and Fall Time, C1, Q1/C2, or $PC_{in}$ Input	$t_{TLH}$ , $t_{THL}$	5.0	15	—	—	$\mu\text{s}$
		10	15	—	—	
		15	15	—	—	

## PHASE COMPARATOR

Input Resistance	$R_{in}$	5.0 to 15	—	$10^6$	—	$M\Omega$
Input Sensitivity, DC Coupled	—	5.0 to 15	See Input Voltage			
Turn-Off Delay Time, $PC_{out}$ and $PCP_{out}$ Outputs	$t_{PHL}$	5.0	—	550	1100	ns
		10	—	195	390	
		15	—	120	240	
Turn-On Delay Time, $PC_{out}$ and $PCP_{out}$ Outputs	$t_{PHL}$	5.0	—	675	1350	ns
		10	—	300	600	
		15	—	190	380	

## DIVIDE-BY-4, 16, 64 OR 100 COUNTER (D1)

Maximum Clock Pulse Frequency Division Ratio = 4, 64 or 100	$f_{cl}$	5.0	3.0	6.0	—	MHz		
		10	8.0	16	—			
		15	10	22	—			
		5.0	1.0	2.5	—		MHz	
		10	3.0	6.3	—			
		15	5.0	9.7	—			
Propagation Delay Time, Q1/C2 Output Division Ratio = 4, 64 or 100	$t_{PLH}$ , $t_{PHL}$	5.0	—	450	900	ns		
		10	—	190	380			
		15	—	130	260			
		Division Ratio = 16		5.0	—	720	1440	ns
				10	—	300	600	
				15	—	200	400	

## PROGRAMMABLE DIVIDE-BY-N 4-BIT COUNTER (D2)

Maximum Clock Pulse Frequency (Figure 3a)	$f_{cl}$	5.0	1.2	1.8	—	MHz
		10	3.0	8.5	—	
		15	4.0	12	—	
Turn-On Delay Time, "0" Output (Figure 3a)	$t_{PLH}$	5.0	—	450	900	ns
		10	—	190	380	
		15	—	130	260	
Turn-Off Delay Time, "0" Output (Figure 3a)	$t_{PHL}$	5.0	—	225	450	ns
		10	—	85	170	
		15	—	60	150	
Minimum Preset Enable Pulse Width	$t_{WH(PE)}$	5.0	—	75	250	ns
		10	—	40	100	
		15	—	30	75	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ . Unused inputs must always be tied to an appropriate logic voltage level (e.g. either  $V_{SS}$  or  $V_{DD}$ ).

SWITCHING TIME TEST CIRCUITS AND WAVEFORMS

FIGURE 1 – PHASE COMPARATOR





FIGURE 2 – COUNTER D1








FIGURE 3 – COUNTER D2

a. b.




# MC14568B

## LOGIC DIAGRAM




# MC14568B


**Typical Maximum Frequency Divider D1**  
 Division ratios: 4, 64 or 100 (CL = 50 pF)



**Typical Maximum Frequency Divider D1**  
 Division ratio: 16 (CL = 50 pF)



**Typical Maximum Frequency Divider D2**  
 Division ratio: 2 (CL = 50 pF)



# MC14568B

## OPERATING CHARACTERISTICS

The MC14568B contains a phase comparator, a fixed divider ( $\div 4$ ,  $\div 16$ ,  $\div 64$ ,  $\div 100$ ) and a programmable divide-by-N 4-bit counter.


### PHASE COMPARATOR

The phase comparator is a positive edge controlled logic circuit. It essentially consists of four flip-flops and an output pair of MOS transistors. Only one of its inputs ( $PC_{in}$ , pin 14) is accessible externally. The second is connected to the output of one of the two counters D1 or D2 (see block diagram).


Duty cycles of both input signals (at A and B) need not be taken into consideration since the comparator responds to leading edges only.

If both input signals have identical frequencies but different phases, with signal A (pin 14) leading signal B (Ref.), the comparator output will be high for the time equal to the phase difference.

If signal A lags signal B, the output will be low for the same time. In between, the output will be in a three-state condition and the voltage on the capacitor of an RC filter normally connected at this point will have some intermediate value (see Figure 4). When used in a phase locked loop, this value will adjust the Voltage Controlled Oscillator frequency by reducing the phase difference between the reference signal and the divided VCO frequency to zero.



**FIGURE 5 – PHASE COMPARATOR STATE DIAGRAM**



If the input signals have different frequencies, the output signal will be high when signal B has a lower frequency than signal A, and low otherwise.

Under the same conditions of frequency difference, the output will vary between  $V_{OH}$  (or  $V_{OL}$ ) and some intermediate value until the frequencies of both signals are equal and their phase difference equal to zero, i.e. until locked condition is obtained.

Capture and lock range will be determined by the VCO frequency range. The comparator is provided with a lock indicator output, which will stay at logic 1 in locked conditions.

The state diagram (Figure 5) depicts the internal state transitions. It assumes that only one transition on either signal occurs at any time. It shows that a change of the output state is always associated with a positive transition of either signal. For a negative transition, the output does not change state. A positive transition may not cause the output to change; this happens when the signals have different frequencies.

### DIVIDE BY 4, 16, 64 OR 100 COUNTER (D1)

This counter is able to work at an input frequency of 5 MHz for a  $V_{DD}$  value of 10 volts over the standard temperature range when dividing by 4, 64 and 100. Programming is accomplished by use of inputs F and G (pins 10 and 11) according to the truth table shown. Connecting the Control input (CTL, pin 15) to  $V_{DD}$  allows cascading this counter with the programmable divide-by-N counter provided in the same package. Independent operation is obtained when the Control input is connected to  $V_{SS}$ .

The different division ratios have been chosen to generate the reference frequencies corresponding to the channel spacings normally required in frequency synthesizer applications. For example, with the division ratio 100 and a 5 MHz crystal stabilized source a reference frequency of 50 kHz is supplied to the comparator. The lower division ratios permit operation with low frequency crystals.

# MC14568B

If used in cascade with the programmable divide-by-N counter, practically all usual reference frequencies, or channel spacings of 25, 20, 12.5, 10, 6.25 kHz, etc. are easily achievable.


## PROGRAMMABLE DIVIDE-BY-N 4-BIT COUNTER (D2)

This counter is programmable by using inputs  $Dp_0 \dots$

$Dp_3$  (pins 7 ... 4). The Preset Enable input enables the parallel preset inputs  $Dp_0 \dots Dp_3$ . The "0" output must be externally connected to the PE input for single stage applications. Since there is not a cascade feedback input, this counter, when cascaded, must be used as the most significant digit. Because of this, it can be cascaded with binary counters as well as with BCD counters (MC14569B, MC14522B, MC14526B).

### TYPICAL APPLICATIONS


FIGURE 6 – CASCADING MC14568B AND MC14522B OR MC14526B WITH MC14569B



LSD

MSD

FIGURE 7 – FREQUENCY SYNTHESIZER WITH MC14568B and MC14569B USING A MIXER  
(Channel Spacing 10 kHz)




Frequencies shown in parenthesis are given as an example.



# MC14568B

FIGURE 8 – FREQUENCY SYNTHESIZER USING MC14568B, MC14569B AND MC14522B  
(Without Mixer)




Divide ratio =  $160N_1 + 16N_2 + N_3$

Example:  
 $f_{out} = N_1$  (MHz) +  $N_2$  (x100 kHz) +  $N_3$  (x25 kHz)  
 Frequency range = 5 MHz  
 Channel spacing = 25 kHz  
 Reference frequency = 6.25 kHz

Figures shown in parenthesis refer to example.

FIGURE 9 - TYPICAL 23-CHANNEL CB FREQUENCY SYNTHESIZER FOR DOUBLE CONVERSION TRANSCIVERS



NOTE:  
 1. 10 kHz Channel Spacing  
 2. Expandable to 165 Channels  
 (Expanded frequency range shown in parentheses)