INTERFACE CIRCUITS

SERIES 55450B/75450B DUAL PERIPHERAL DRIVERS

BULLETIN NO. DL-S 7712424, DECEMBER 1976-REVISED AUGUST 1977

PERIPHERAL DRIVERS FOR HIGH-CURRENT SWITCHING AT HIGH SPEEDS

performance

- Characterized for Use to 300 mA
- High-Voltage Outputs
- No Output Latch-Up at 20 V
- High-Speed Switching

ease-of-design

- Circuit Flexibility for Varied Applications and Choice of Logic Function
- TTL- or DTL-Compatible Diode-Clamped Inputs
- Standard Supply Voltages
- Available in Plastic and Ceramic Packages

SUMMARY OF SERIES 55450/75450

SOMMAN OF SENIES SSASSOFF SASS										
DEVICE	LOGIC OF	PACKAGES								
DEVICE	COMPLETE CIRCUIT	TAGRAGES								
SN55450B	AND [†]	J								
SN55451B	AND	JG								
SN55452B	NAND	JG								
SN55453B	OR	JG								
SN55454B	NOR	JG								
SN75450B	AND [†]	J, N								
SN75451B	AND	JG, P								
SN75452B	NAND	JG, P								
SN75453B	OR	JG, P								
SN75454B	NOR	JG, P								

[†]With output transistor base connected externally to output of gate.

description

Series 55450B/75450B dual peripheral drivers are a family of versatile devices designed for use in systems that employ TTL or DTL logic. The 55450B/75450B family is functionally interchangeable with and replaces the 75450 family and the 75450A family devices manufactured previously. The speed of the 55450B/75450B family is equal to that of the 75450 family and a test to ensure freedom from latch-up has been added. Diode-clamped inputs simplify circuit design. Typical applications include high-speed logic buffers, power drivers, relay drivers. lamp drivers, MOS drivers, line drivers, and memory drivers. Series 55450B drivers are characterized for operation over the full military temperature range of -55°C to 125°C; Series 75450B drivers are characterized for operation from 0°C to 70°C.

The SN55450B and SN75450B are unique general-purpose devices each featuring two standard Series 54/74 TTL gates and two uncommitted, high-current, high-voltage n-p-n transistors. These devices offer the system designer the flexibility of tailoring the circuit to the application.

The SN55451B/SN75451B, SN55452B/SN75452B, SN55453B/SN75453B, and SN55454B/SN75454B are dual peripheral AND, NAND, OR, and NOR drivers, respectively, (assuming positive logic) with the output of the logic gates internally connected to the bases of the n-p-n output transistors.

CONTENTS										PAGE
Maximum Ratings and Recommended Operating Con-	diti	on	s							. 66
Definitive Specifications										
Types SN55450B, SN75450B										. 67
Types SN55451B, SN75451B · · · · · · ·										. 69
Types SN55452B, SN75452B										
Types SN55453B, SN75453B										. 71
Types SN55454B, SN75454B										. 72
Switching Time Test Circuits and Voltage Waveforms										. 73
Typical Characteristics										70

SERIES 55450B/75450B **DUAL PERIPHERAL DRIVERS**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN55450B	SN55451B SN55452B SN55453B SN55454B	SN75450B	SN75451B SN75452B SN75453B SN75454B	UNIT
Supply voltage, VCC (see Note 1)		7	7	7	7	V
Input voltage		5.5	5.5	5.5	5.5	V
Interemitter voltage (see Note 2)		5.5	5.5	5.5	5.5	V
V _{CC} -to-substrate voltage		35		35		V
Collector-to-substrate voltage	35		35		V	
Collector-base voltage	35		35		V	
Collector-emitter voltage (see Note 3)	30		30		V	
Emitter-base voltage		5		5		V
Off-state output voltage			30		30	V
Continuous collector or output current (see Note 4)	į.	400	400	400	400	mA
Peak collector or output current (t _W ≤ 10 ms, duty cycl	e ≤ 50%, see Note 4)	500	500	500	500	mA
	J package	1375		1025		1
Continuous total dissipation at (or below)	JG package		1050		825	mW
25°C free-air temperature (see Note 5)	N package			1150		
100	P package				1000	
Operating free-air temperature range		-55 to 125	-55 to 125	0 to 70	0 to 70	°C
Storage temperature range			-65 to 150	-65 to 150	-65 to 150	°C
Lead temperature 1/16 inch from case for 60 seconds	J or JG package	300	300	300	300	°c
Lead temperature 1/16 inch from case for 10 seconds	N or P package	260	260	260	260	°c

- NOTES: 1. Voltage values are with respect to network ground terminal unless otherwise specified.
 - 2. This is the voltage between two emitters of a multiple-emitter transistor.
 - 3. This value applies when the base-emitter resistance (RBE) is equal to or less than 500 $\Omega.$
 - 4. Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation rating.
 - 5. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information Section, which starts on page 21. In the J and JG packages, SN55450B through SN55454B chips are alloy-mounted; SN75450B through SN75454B chips are glass-mounted.


recommended operating conditions (see Note 6)

	SEF	SERIES 55450B			SERIES 75450B			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, VCC Operating free-air temperature, TA	4.5	5	5.5	4.75	5	5.25	٧	
	-55		125	0		70	°C	


NOTE 6: For the SN55450B and SN75450B only, the substrate (pin 8) must always be at the most-negative device voltage for proper operation.

TYPES SN55450B, SN75450B DUAL PERIPHERAL POSITIVE-AND DRIVERS

schematic



SN55450B . . . J SN75450B . . . J OR N **DUAL-IN-LINE PACKAGE (TOP VIEW)**



Resistor values shown are nominal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

TTL gates

		SN55450B		В	SN75450B						
	PARAMETER		TEST CONDITIONS†		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						8.0			8.0	V
VIK	Input clamp voltage		VCC = MIN,	I _I = -12 mA		-1.2	-1.5		-1.2	-1.5	V
VOH	High-level output voltage		V _{CC} = MIN, I _{OH} = -400 μA	V _{IL} = 0.8 V,	2.4	3.3		- 2.4	3.3		v
VOL	Low-level output voltage		V _{CC} = MIN, I _{OL} = 16 mA	V _{IH} = 2 V,	·	0.25	0.5		0.25	0.4	V
	Input current at maximum	input A	Α	V _{CC} = MAX, V _I = 5.5 V			1			1	m/
11	input voltage	input G	VCC = MAX,				2			2	
		input A	V - MAY	V: = 2.4.V			40			40	μρ
Ιн	High-level input current	input G	VCC = MAX,	$V_1 = 2.4 \text{ V}$			80			80	<u> </u>
		input A			-1.6			-1.6	m/		
IIL.	Low-level input current	input G	VCC = MAX,	V ₁ = 0.4 V			-3.2			-3.2]'''
los	Short-circuit output current §	_ <u> </u>	V _{CC} = MAX		-18	-35	-55	-18	-35	-55	m
ССН	Supply current, outputs high		V _{CC} = MAX,	V ₁ = 0		2.8	4		2.8	4	m
ICCL	Supply current, outputs low		VCC = MAX,	V ₁ = 5 V		7	11		7	11	m

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$. § Not more than one output should be shorted at a time.

TYPES SN55450B, SN75450B DUAL PERIPHERAL POSITIVE-AND DRIVERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) output transistors

PARAMETER		7507	TEST CONDITIONS†			SN55450)B		SN75450)B	
	PARAMETER	rest conditions.			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
V(BR)CBO	Collector-Base Breakdown Voltage	I _C = 100 μA,	IE = 0		35			35			V
V _{(BR)CER}	Collector-Emitter Breakdown Voltage	I _C = 100 μA,	R _{BE} = 500 Ω		30			30	3, 3, 4, 4, 14, 14, 14, 14, 14, 14, 14, 14,		V
V _{(BR)EBO}	Emitter-Base Breakdown Voltage	I _E = 100 μA,	1 _C = 0		5			5			V
		V _{CE} = 3 V, T _A = 25°C	I _C = 100 mA,		25			25			
h	Static Forward Current Transfer Ratio	V _{CE} = 3 V, T _A = 25°C	I _C = 300 mA,	See Note 7	30			30			
μŁΕ		$V_{CE} = 3 V$, $T_A = MIN$	I _C = 100 mA,		10			20			-
ē.		V _{CE} = 3 V, T _A = MIN	IC = 300 mA,		15			25			
V _{BE}	Raca Emittar Valtaga	I _B = 10 mA,	I _C = 100 mA	See		0.85	1.2		0.85	1	V
ARF	Base-Emitter Voltage	1 _B = 30 mA,	I _C = 300 mA	Note 7		1	1.4		1.	1.2	, v
V	Collector-Emitter	I _B = 10 mA,	Ic = 100 mA	See		0.25	0.5		0.25	0.4	V
V _{CE(sat)}	Saturation Voltage	I _B = 30 mA,	I _C = 300 mA	Note 7		0.45	0.8		0.45	0.7]

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

TTL gates

	PARAMETER		TEST CONDITIO	NS	MIN	TYP	MAX	UNIT
4	Propagation delay time,					12	22	
tPLH.	low-to-high-level output	C. = 15 = 5	D 400 O	Cas Figure 1		12	22	ns
•	Propagation delay time,	C _L = 15 pF,	$R_L = 400 \Omega$,	See Figure 1			15	
^t PHL	high-to-low-level output						13	ns

output transistors

	PARAMETER	TEST CONDITIONS‡	MIN	TYP	MAX	UNIT
^t d	Delay time	$I_{C} = 200 \text{ mA}$, $I_{R(1)} = 20 \text{ mA}$, $I_{R(2)} = -40 \text{ mA}$,		8	15	ns
t _r	Rise time	5(1)		12	20	ns
t _s	Storage time	$V_{BE(off)} = -1 \text{ V}, \text{ C}_{L} = 15 \text{ pF}, \text{ R}_{L} = 50 \Omega,$ See Figure 2		. 7	15	ns
tf	Fall time	See Figure 2		6	15	ns

[‡]Voltage and current values shown are nominal; exact values vary slightly with transistor paramters.

gates and transistors combined

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH .	Propagation delay time, low-to-high-level output			20	30	ns
tPHL	Propagation delay time, high-to-low-level output	$I_C \approx 200 \text{ mA}, C_L = 15 \text{ pF},$		20	30	ns
^t TLH	Transition time, low-to-high-level output	$R_L = 50 \Omega$, See Figure 3		7	12	ns
^t THL	Transition time, high-to-low-level output			9	15	ns
Vон	High-level output voltage after switching	$V_S = 20 \text{ V}, I_C \approx 300 \text{ mA}$ $R_{BE} = 500 \Omega, \text{See Figure 4}$	V _S -6.5			mV

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 $^{\circ}$ C.

NOTE 7: These parameters must be measured using pulse techniques. t_W = 300 μ s, duty cycle \leq 2%.