SDFS044B - MARCH 1987 - REVISED MAY 1999

 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

description

These devices contain four independent 2-input OR gates. They perform the Boolean functions Y = A + B or $Y = \overline{A} \bullet \overline{B}$ in positive logic.

The SN54F32 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74F32 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each gate)						
INPUTS OUTPUT						
Α	В	Y				
Н	Х	Н				
Х	Н	Н				
L	L	L				


SN54F32J PACKAGE SN74F32D OR N PACKAGE (TOP VIEW)								
		∇	n					
1A [1	14	V _{CC}					
1B [2	13] 4B					
1Y [3	12] 4A					
2A 🛛	4	11] 4Y					
2B [5	10] 3B					
2Y [6	9] 3A					
GND	7	8] 3Y					

SN54F32 ... FK PACKAGE (TOP VIEW)

	18 18 18 18 18	4B
		10
1Y		18 🛛 4A
1Y NC 2A NC 2B	5	17 🚺 NC
2A	6	16 🚺 4Y
NC	7	15 🚺 NC
2B	8	14 🛛 3B
	grad grads	3A

NC - No internal connection

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

logic diagram, each gate (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54F32, SN74F32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SDFS044B – MARCH 1987 – REVISED MAY 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Input current range	
Voltage range applied to any output in the high state	
Current into any output in the low state	40 mA
Package thermal impedance, θ_{JA} (see Note 2): D package	127°C/W
N package	78°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input voltage ratings may be exceeded provided the input current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions (see Note 3)

		SN54F32			SN74F32			UNIT
			NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage	0.8				0.8	V	
IК	Input clamp current	-18				-18	mA	
ЮН	High-level output current	-1				-1	mA	
IOL	Low-level output current	20				20	mA	
Т _А	Operating free-air temperature	-55 125		0		70	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			SN54F32			SN74F32			
PARAMETER			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			-1.2	V	
Vou	V _{CC} = 4.5 V,	I _{OH} = -1 mA	2.5	3.4		2.5	3.4		v	
Vон	V _{CC} = 4.75 V,	I _{OH} = -1 mA				2.7				
V _{OL}	$V_{CC} = 4.5 V,$	I _{OL} = 20 mA		0.3	0.5		0.3	0.5	V	
l	V _{CC} = 5.5 V,	$V_{I} = 7 V$			0.1			0.1	mA	
ΙΗ	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ	
١ _{١L}	V _{CC} = 5.5 V,	V _I = 0.5 V			-0.6			-0.6	mA	
IOS§	V _{CC} = 5.5 V,	$V_{O} = 0$	-60		-150	-60		-150	mA	
ICCH	V _{CC} = 5.5 V			6.1	9.2		6.1	9.2	mA	
ICCL	V _{CC} = 5.5 V,	V _I = 0		10.3	15.5		10.3	15.5	mA	

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

¶ I_{CCH} is measured with one input per gate at 4.5 V and all others grounded.



SN54F32, SN74F32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SDFS044B - MARCH 1987 - REVISED MAY 1999


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V(T	CC = 5 V A = 25°C	', ;	SN54	F32	SN74	F32	UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	A or B	V	2.2	3.8	5.6	2.2	7.5	2.2	6.6	
tPHL		Ť	2.2	3.6	5.3	1.7	7.5	2.2	6.3	ns



SN54F32, SN74F32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SDFS044B - MARCH 1987 - REVISED MAY 1999



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns, duty cycle = 50%.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated