SDLS167 - OCTOBER 1976 - REVISED MARCH 1988

- 'LS377 and 'LS378 Contain Eight and Six Flip-Flops, Respectively, with Single-Rail Outputs
- 'LS379 Contains Four Flip-Flops with Double-Rail Outputs
- Individual Data Input to Each Flip-Flop
- Applications Include:

   Buffer/Storage Registers
   Shift Registers

  Pattern Generators

# description


These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic with an enable input. The 'LS377, 'LS378, and 'LS379 devices are similar to 'LS273, 'LS174, and 'LS175, respectively, but feature a common enable instead of a common clear.


Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if the enable input  $\overline{G}$  is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at the  $\overline{G}$  input.

These flip-flops are guaranteed to respond to clock frequencies ranging from 0 to 30 MHz while maximum clock frequency is typically 40 megahertz. Typical power dissipation is 10 milliwatts per flip-flop.

# FUNCTION TABLE


(EACITE II TECT)											
	INPUT	OUT	PUTS								
Ĝ	CLOCK	DATA	Q	ā							
Н	X	X	Q <sub>0</sub>	$\bar{a}_0$							
L	t	н	Н	L							
L	†	L	L.	н							
X	L	X	Φ0	$\overline{a}_0$							






SN54LS378 . . . J OR W PACKAGE SN74LS378 . . . D OR N PACKAGE (TOP VIEW)

SN54LS378 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection






NC - No internal connection

# logic diagram (positive logic)




# logic symbols†



<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, and N packages.



## schematics of inputs and outputs



#### absolute maximum rating over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)												7 V
Input voltage												
Operating free-air temperature range:	SN54LS'											-55°C to 125°C
	SN74LS'											. 0°C to 70°C
Storage temperature range							,					$-65^{\circ}$ C to $150^{\circ}$ C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

			SN54LS	S'				
				MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC				5,5	4.75	5	5,25	V
High-level output current, IOH				-400			-400	μΑ
Low-level output current, IOL				4			8	mA
Clock frequency, f <sub>clock</sub>		0		30	0		30	MHz
Width of clock pulse, tw		20			20			ns
Data input		201			201			
Setup time, t <sub>su</sub>	Enable active-state	251			251			ns
Enable inactive-state		101			101			1
Hold time, th	Data and enable	5t			51	`		ns
Operating free-air temperature, TA		-55		125	0		70	°C

<sup>&</sup>lt;sup>†</sup>The arrow indicates that the rising edge of the clock pulse is used for reference.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER TEST CONDITIONS <sup>†</sup>					SN54LS	· ·					
	PANAMETER	TEST CONDITIONS.			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			8.0	V
VIK	Input clamp voltage	VCC = MIN,	II = -18 mA				-1.5			-1,5	V
Vон	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	$V_{1H} = 2 V$ , $I_{OH} = -400 \mu A$		2.5	3.5		2.7	3.5		٧
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>II</sub> = V <sub>II</sub> max	V <sub>IH</sub> = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	٧
l <sub>1</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7 V			1997-11	0,1		-	0,1	mA
ЧН	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V				20			20	μΑ
IIL	Low-level input current	VCC = MAX,	V <sub>I</sub> = 0.4 V				-0.4			-0.4	mA
Ios	Short-circuit output current§	V <sub>CC</sub> = MAX			-20		-100	-20		-100	mA
				'LS377		17	28		17	28	mA
1CC	Supply current	V <sub>CC</sub> = MAX,	See Note 2	'LS378		13	22		13	22	mΑ
				'LS379		9	15		9	15	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# switching characteristics, VCC = 5 V, $TA = 25^{\circ}C$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub> Maximum clock frequency	CL = 15 pF,	30	40		MHz
tp_H Propagation delay time, low-to-high-level output from clock	R <sub>L</sub> = 2 kΩ		17	27	ns
tPHL Propagation delay time, high-to-low-level output from clock	See Note 3		18	27	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ} \text{C}$ .

<sup>§</sup> Note more than one input should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and ground applied to all data and enable inputs, ICC is measured after a momentary ground, then 4.5 V, is applied to clock.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated