SN54LS56, SN54LS57, SN74LS56, SN74LS57 FREQUENCY DIVIDERS

SDLS182 – DECEMBER 1983 – REVISED MARCH 1988

- 'LS56 Performs 50 to 1 Frequency Division (5 to 1, 5 to 1, and 10 to 1)
- 'LS57 Performs 60 to 1 Frequency Division (6 to 1, 5 to 1, and 10 to 1)
- Available in P or JG package (two P or JG Packages Fit in a Single 16-pin Socket)
- Maximum Clock Frequency 25 MHz Typical

SN54LS56, SN54LS57 . . . JG PACKAGE SN74LS56, SN74LS57 . . . JG OR P PACKAGE



С

Сікв	1	U	8	Doc
Vcc□				ΔΒ
QAC	3		6	CLR
GND	4		5	


FOR CHIP CARRIER INFORMATION, CONTACT THE FACTORY

description


These frequency dividers are particularly useful in generating one second or one hour timing pulses from 50 Hz (European standard frequency) or 60 Hz (United States standard frequency). 50 to 1 frequency division is accomplished in the 'LS56 by connecting output Q_A to input CLKB. 60 to 1 frequency division in the 'LS57 is accomplished in the same way. More universal capabilities are evidenced by the 25 MHz typical ^fmax and the almost limitless frequency division possibilities when used in cascade. Two 'LS56 packages may be interconnected to give frequency division of 2500 to 1, 625 to 1, 100 to 1, etc. Two 'LS57 packages can be connected to generate frequency divisions of 3600 to 1, 1800 to 1, 900 to 1 etc.

The 'LS56 and 'LS57 frequency dividers consist of three separate counters, A, B, and C on a single monolithic substrate. The A counter divides by 5 to 1 in the 'LS56 and by 6 to 1 in the 'LS57. The B counter divides by 5 to 1 in both devices and is internally tied to the C counter which divides by 2 to 1. The resulting C counter output is 10 to 1. Both the 'LS56 and 'LS57 feature a clear pin which is common to all three counters, A, B, and C. When the clear pin is low, the counters are enabled. When the clear is high, the counters are disabled and their outputs are set to a low-level.

All three counters, A, B, and C trigger on the high-to-low transition of the clock input. All output waveforms are symmetrical except for the 5 to 1 outputs (A and B of the 'LS56 and B of the 'LS57). See the output waveform drawings below.




logic symbols[†]



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




logic diagram (positive logic)



SN54LS56, SN54LS57, SN74LS56, SN74LS57 FREQUENCY DIVIDERS

SDLS182 - DECEMBER 1983 - REVISED MARCH 1988

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)		· · · · · · · · · · · · · · · · · · ·
Input voltage: CLR		
CLKA, CLKB		
Operating free-air temperature range:	SN54LS'	
	SN74LS'	$-0^{\circ}C$ to $70^{\circ}C$
Storage temperature range		

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		1	SN54LS'			SN74LS'			
					MIN NOM MAX		NOM	MAX	UNIT
V _{CC}	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0,7			0.8	V
юн	High-level output current				-1			—1	mA
IOL	Low-level output current				8			16	mA
fclock	Clock frequency		0		15	0		15	MHz
t _r , t _f	Rise and fall time of clock				50			50	ns
tw	Pulse width of clock or clear		30			30			ns
t _{su}	Clear inactive state set-up time		25			25			ns
Τ _A	Operating free-air temperature		-55		125	0		70	°C



SN54LS56, SN54LS57, SN74LS56, SN74LS57 FREQUENCY DIVIDERS

SDLS182 - DECEMBER 1983 - REVISED MARCH 1988

P	PARAMETER TEST CONDITIONS [†]		SN54LS'																				
						TYP‡	MAX	MIN	TYP‡	MAX													
VIK		V _{CC} = MIN,	lj = 18 mA				- 1.5			- 1.5	V												
VOH		V _{CC} = MIN, V _{IL} = MAX	V _{IH} = 2 V,	¹ OH = - 1 mA	2,5	3.4		2.7	3,4		v												
VOL		V _{CC} = MIN, V _{IL} = MAX	V _{IH} = 2 V,	I _{OL} = 8 mA		0.25	0.4		0,25	0.4													
	-02			I _{OL} = 16 mA	1				0.35	• 0.5	V												
lj –	CLKA, CLKB	V _{CC} = MAX		V ₁ = 5.5 V			0.2			0.2													
·I	CLR			V1 = 7 V	-		0.1			0,1	mA												
ЧΗ	CLKA, CLKB						80			80													
'IH	CLR	$V_{CC} = MAX,$	v] = 2.7 V				20			20	μA												
ł.,	CLKA, CLKB						3.2			- 3,2													
ΊL	CLR	$V_{CC} = MAX,$	$v_{CC} = MAX,$	$v_{\rm CC} = MAX,$	$v_{CC} = MAX,$	$v_{CC} = MAX,$	$v_{\rm CC} = MAX,$	$v_{\rm CC} = MAX,$	$v_{CC} = MAX,$	$v_{CC} = MAX,$	$v_{\rm CC} = MAX,$	VCC=MAX,	$v_{\rm CC} = MAX,$	$v_{CC} = MAX,$	CLR = 0 V,	VI = 0.4 V			- 0.2			- 0.2	mA
los§		V _{CC} = MAX,	CLR = 0V,	V _O = 0 V	- 20		- 100	- 20		- 100	mA												
Icc		V _{CC} = MAX,				17	30		17	30	mA												

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

t For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

 \S Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second. NOTE 2: Loc is measured by applying 4.5 V to the CL B big with all other than the short-circuit should not exceed one second.

NOTE 2: I_{CC} is measured by applying 4.5 V to the CLR pin with all other inputs grounded and the outputs open.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM	то	TEST CONDITIONS			'LS56			'LS57		
	(INPUT)	(OUTPUT)				TYP	MAX	MIN	ТҮР	MAX	UNIT
fmax	CLKA	QA			15	25		15	25		MHz
fmax	CLKB	0 _B , 0 _C	1		15	25		15	25		MHz
^t PLH	CLKB	0-]		8 15 14 25 18 30	15		8	15	ns	
^t PHL	ULKB	QB	-			14	25		14	25	ns
t _{PLH} ¶	CLKB	QC				18	30		18	30	ns
t _{PHL} ¶	CLKB		ЧC	$R_{L} = 1 k\Omega,$	CL = 30 pF	С _L = 30 pF	24	35		24	35
^t PLH	CLKA	QA	-			12	20		14	25	ns
^t PHL	ULKA					14	25		18	30	ns
^t PHL	CLR	QA			14 25		17	30	ns		
^t PHL	CLR	0 _B				17	30		17	30	ns
^t PHL	CLR	QC				17	30	·····	17	30	ns

 $\label{eq:times} \ensuremath{^{\P}}\xspace{{times}}\xspace{{t$



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated