

MC145146

4-BIT DATA BUS INPUT PLL FREQUENCY SYNTHESIZER

The MC145146 is one of a family of LSI PLL frequency synthesizer parts from Motorola CMOS. The family includes devices having serial, parallel and 4-bit data bus programmable inputs. Options include single- or dual-modulus capability, transmit/receive offsets, choice of phase detector types and choice of reference divider integer values.

The MC145146 is programmed by a 4-bit input, with strobe and address lines. The device features consist of a reference oscillator, 12-bit programmable reference divider, digital-phase detector, 10-bit programmable divide-by-N counter, 7-bit divide-by-A counter and the necessary latch circuitry for accepting the 4-bit input data. When combined with a loop filter and VCO, the MC145146 can provide all the remaining functions for a PLL frequency synthesizer operating up to the device's frequency limit. For higher VCO frequency operation, a down mixer or a dual modulus prescaler can be used between the VCO and the MC145146.

- General Purpose Applications


CATV	TV Tuning
AM/FM Radios	Scanning Receivers
Two Way Radios	Amateur Radio

- Low Power Drain
- 3.0 to 9.0 Vdc Supply Range
- >30 MHz Typical Input Capability @5 Vdc
- Programmable Reference Divider for Values Between 3 and 4095
- On- or Off-Chip Reference Oscillator Operation
- Dual Modulus 4-Bit Data Bus Programming
- +N Range=3 to 1023, +A Range= 0 to 127
- "Linearized" Digital Phase Detector Enhances Transfer Function Linearity
- Two Error Signal Options —
Single Ended (Three State)
Double Ended

CMOS LSI

(LOW-POWER COMPLEMENTARY MOS)

4-BIT DATA BUS INPUT PLL FREQUENCY SYNTHESIZER




L SUFFIX
CERAMIC PACKAGE
CASE 732

P SUFFIX
PLASTIC PACKAGE
CASE 738

PIN ASSIGNMENT

D1	1	20	D2
D0	2	19	D3
f _{in}	3	18	f _R
V _{SS}	4	17	φ _R
PD _{out}	5	16	φ _V
V _{DD}	6	15	f _V
OSC _{in}	7	14	Modulus Control
OSC _{out}	8	13	LD
A0	9	12	ST
A1	10	11	A2



MC145146

MAXIMUM RATINGS (Voltages Referenced to V_{SS})

Rating	Symbol	Value	Unit
DC Supply Voltage	V _{DD}	-0.5 to +10	Vdc
Input Voltage, All Inputs	V _{in}	-0.5 to V _{DD} +0.5	Vdc
DC Current Drain Per Pin	I	10	mA
DC Current Drain V _{DD} or V _{SS} Pins	I	30	mA
Operating Temperature Range	T _A	-40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	V _{DD}	T _{low}		25°C			T _{high}		Units		
			Min	Max	Min	Typ	Max	Min	Max			
Power Supply Voltage Range	V _{DD}	-	3	9	3	-	9	3	9	Vdc		
Output Voltage V _{in} = V _{DD} or 0	0 Level V _{OL}	3	-	0.05	-	0	0.05	-	0.05	Vdc		
		5	-	0.05	-	0	0.05	-	0.05			
		9	-	0.05	-	0	0.05	-	0.05			
	1 Level V _{OH}	3	2.95	-	2.95	3	-	2.95	-			
		5	4.95	-	4.95	5	-	4.95	-			
		9	8.95	-	8.95	9	-	8.95	-			
Input Voltage	0 Level V _{IL}	3	-	0.9	-	1.35	0.9	-	0.9	Vdc		
		5	-	1.5	-	2.75	1.5	-	1.5			
		9	-	2.7	-	4.05	2.7	-	2.7			
	1 Level V _{IH}	3	2.10	-	2.10	1.65	-	2.10	-			
		5	3.5	-	3.5	2.75	-	3.5	-			
		9	6.3	-	6.3	4.95	-	6.3	-			
Output Current	Source I _{OH}	3	-0.44	-	-0.35	-0.66	-	-0.22	-	mA _{dc}		
		5	-0.64	-	-0.51	-0.88	-	-0.36	-			
		9	-1.3	-	-1.0	-1.3	-	-0.7	-			
	Sink I _{OL}	3	0.44	-	0.35	0.66	-	0.22	-			
		5	0.65	-	0.51	0.88	-	0.36	-			
		9	1.3	-	1.0	1.3	-	0.7	-			
Output Current Modulus Control	Source I _{OH}	3	0.15	-	0.25	0.5	-	0.08	-	mA _{dc}		
		5	0.45	-	0.75	1.5	-	0.23	-			
		9	0.75	-	1.25	2.5	-	0.38	-			
	Sink I _{OL}	3	0.48	-	0.8	1.6	-	0.24	-			
		5	0.90	-	1.5	3	-	0.45	-			
		9	2.10	-	3.5	7	-	1.05	-			
Input Current	Other Inputs f _{in} , OSC _{in}	I _{IL}	9	-	±0.3	-	±0.0001	±0.1	-	±1.0	μA _{dc}	
		I _{IH}	9	-	±15	-	±5	±10	-	±8		
	Other Inputs f _{in} , OSC _{in}	I _{IL}	9	-	±15	-	±5	±10	-	±8		
		I _{IH}	9	-	±0.3	-	±0.00001	±0.1	-	±1.0		
	Input Capacitance	C _{in}	3-9	-	10	-	6	10	-	10		pF
	Output Capacitance	C _{out}	3-9	-	10	-	6	10	-	10		pF
Quiescent Current	I _{DD}	3	-	800	-	200	800	-	1600	μA _{dc}		
		5	-	1200	-	300	1200	-	2400			
		9	-	1600	-	400	1600	-	3200			
3-State Leakage Current	PD _{out}	I _{IL}	9	-	±0.1	-	±0.00001	±0.1	-	±3.0	μA _{dc}	

NOTE: T_{low} = -40°C
T_{high} = 85°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{DD}. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

MC145146

SWITCHING CHARACTERISTICS (T_A = 25°C, C_L = 50 pF)

Characteristic	Symbol	VDD	Min	Typ	Max	Units	
Output Rise Time	t _{TLH}	3	—	100	200	ns	
		5	—	50	100		
		9	—	40	80		
Output Fall Time	t _{THL}	3	—	100	200	ns	
		5	—	50	100		
		9	—	40	60		
Propagation Delay Time Clock to Modulus Control	t _{PLH}	3	—	80	160	ns	
		5	—	50	100		
		9	—	30	60		
	T _{PHL}	3	—	80	160	ns	
		5	—	50	100		
		9	—	30	60		
Setup Times Data to ST	t _{su}	3	10	0	—	ns	
		5	10	0	—		
		9	10	0	—		
	Address to ST	t _{su}	3	80	60	—	ns
			5	50	30	—	
			9	30	18	—	
Hold Time Data, Address to ST	t _h	3	35	15	—	ns	
		5	25	10	—		
		9	20	10	—		
Output Pulse Width φ _R , φ _V with f _R in Phase with f _y	t _{WH} (φ)	3	70	120	170	ns	
		5	50	100	150		
		9	30	80	130		
Input Rise and Fall Times OSC _{in} , f _{in}	t _{TLH}	3	—	—	5	μs	
	t _{THL}	5	—	—	4		
		9	—	—	2		
Input Pulse Width OSC _{in} , f _{in} , Strobe	t _w	3	40	30	—	ns	
		5	35	20	—		
		9	25	15	—		

FREQUENCY CHARACTERISTICS

Characteristic	Symbol	VDD	T _{low}		25°C			T _{high}		Units		
			Min	Max	Min	Typ	Max	Min	Max			
Operating Frequency OSC _{in}	f _{max}	3	—	17	—	27	14	—	12	MHz		
			5	—	33	—	55	27	—		21	
			9	—	35	—	65	35	—		33	
	f _{max}	3	5	—	11	—	21	10	—	9	MHz	
				5	—	20	—	34	17	—		15
				9	—	17	—	34	17	—		15
Operating Frequency f _{in}	f _{max}	3	—	9	—	15	8	—	7	MHz		
			5	—	19	—	30	15	—		15	
			9	—	31	—	52	26	—		22	
	f _{max}	3	5	—	10	—	15	7	—	6	MHz	
				5	—	18	—	31	15	—		15
				9	—	21	—	31	15	—		15

T_{low} = -40°C

T_{high} = 85°C

MC145146

DATA INPUTS (Pins 2, 1, 20, 19) — Information at these inputs is transferred to the internal latches when the ST input is in the high state. Pin 19 (D3) is most significant.

f_{in} (Pin 3) — Input to +N portion of synthesizer. f_{in} is typically derived from loop V_{CO} and is AC coupled into Pin 3. For larger amplitude signals (standard CMOS-logic levels), DC coupling may be used.

V_{SS} (Pin 4) — Circuit Ground.

PD_{out} (Pin 5) — Three-state output of phase detector for use as loop error signal.

Frequency $f_V > f_R$ or f_V Leading: Negative Pulses.

Frequency $f_V < f_R$ or f_V Lagging: Positive Pulses.

Frequency $f_V = f_R$ and Phase Coincidence: High-Impedance State.

V_{DD} (Pin 6) — Positive power supply.

OSC_{in} , OSC_{out} (Pins 7 and 8) — These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal. Frequency setting capacitors of appropriate value must be connected from OSC_{in} to ground and OSC_{out} to ground. OSC_{in} may also serve as input for an externally-generated reference signal. This signal will typically be AC coupled to OSC_{in} , but for larger amplitude signals (standard CMOS-logic levels) DC coupling may also be used. In the external reference mode, no connection is required to OSC_{out} .

ADDRESS INPUTS (Pins 9, 10, 11) — A0, A1 and A2 are used to define which latch receives the information on the data input lines. The addresses refer to the following latches:

A2	A1	A0	Selected	Function	D0	D1	D2	D3
0	0	0	Latch 0	+A Bits	0	1	2	3
0	0	1	Latch 1	+A Bits	4	5	6	—
0	1	0	Latch 2	+N Bits	0	1	2	3
0	1	1	Latch 3	+N Bits	4	5	6	7
1	0	0	Latch 4	+N Bits	8	9	—	—
1	0	1	Latch 5	Reference Bits	0	1	2	3
1	1	0	Latch 6	Reference Bits	4	5	6	7
1	1	1	Latch 7	Reference Bits	8	9	10	11

ST (Pin 12) — When high, this input will enter the data that appears at the D0, D1, D2 and D3 inputs, and when low,

will latch that information. When high, any changes in the data information will be transferred into the latches.

LD (Pin 13) — Lock detector signal. High level when loop is locked (f_R , f_V of same phase and frequency). Pulses low when loop is out of lock.

MODULUS CONTROL (Pin 14) — Signal generated by the on-chip control logic circuitry for controlling an external dual modulus prescaler. The modulus control level will be low at the beginning of a count cycle and will remain low until the +A counter has counted down from its programmed value. At this time, modulus control goes high and remains high until the +N counter has counted the rest of the way down from its programmed value (N-A additional counts since both +N and +A are counting down during the first portion of the cycle). Modulus control is then set back low, the counters preset to their respective programmed values, and the above sequence repeated. This provides for a total programmable divide value (N_T) = $N \cdot P + A$ where P and P + 1 represent the dual modulus prescaler divide values respectively for high and low modulus control levels; N the number programmed into the +N counter and A the number programmed into the +A counter.

f_V (Pin 15) — This is the output of the +N counter that is internally connected to the phase detector input. With this output available, the +N counter can be used independently.

ϕ_V , ϕ_R (Pins 16 and 17) — These phase detector outputs can be combined externally for a loop error signal. A single-ended output is also available for this purpose (see PD_{out}).


If frequency f_V is greater than f_R or if the phase of f_V is leading, then error information is provided by ϕ_V pulsing low. ϕ_R remains essentially high.

If the frequency f_V is less than f_R or if the phase of f_V is lagging, then error information is provided by ϕ_R pulsing low. ϕ_V remains essentially high.

If the frequency of $f_V = f_R$ and both are in phase, then both ϕ_V and ϕ_R remain high except for a small minimum time period when both pulse low in phase.

f_R (Pin 18) — This is the output of the +R counter that is internally connected to the phase detector input. With this output available, the +R counter can be used independently.


PHASE LOCKED LOOP – LOW PASS FILTER DESIGN



$$\omega_N = \sqrt{\frac{K_\phi K_{VCO}}{NR1C}}$$

$$\zeta = 0.5\omega_N (N/K_\phi K_{VCO})$$


$$F(s) = \frac{1}{R1CS + 1}$$



$$\omega_N = \sqrt{\frac{K_\phi K_{VCO}}{NC(R1 + R2)}}$$

$$\zeta = 0.5\omega_N (R2C + N/K_\phi K_{VCO})$$

$$F(s) = \frac{R2CS + 1}{S(R1C + R2C) + 1}$$



$$\omega_N = \sqrt{\frac{K_\phi K_{VCO}}{NCR1}}$$

$$\zeta = \frac{\omega_N R2C}{2}$$

Assuming gain A is very large, then:

$$F(s) = \frac{R2CS + 1}{R1CS}$$

NOTE: Sometimes R1 is split into two series resistors each R1/2. A capacitor C_C is then placed from the midpoint to ground to further filter phi_V and phi_R. The value for C_C should be such that the corner frequency of this network does not significantly affect omega_N.

DEFINITIONS: N = Total Division Ratio in feedback loop

$$K_\phi = V_{DD}/4\pi \text{ for PD}_{out}$$


$$K_\phi = V_{DD}/2\pi \text{ for } \phi_V \text{ and } \phi_R$$

$$K_{VCO} = \frac{2\pi\Delta f_{VCO}}{\Delta V_{VCO}}$$

for a typical design $\omega_N \cong (2\pi/10) f_r$ (at phase detector input)
 $\zeta \cong 1$

MC145146

FIGURE 1
PHASE DETECTOR OUTPUT WAVEFORMS



NOTE: The P_D output state is equal to either V_{DD} or V_{SS} when active. When not active, the output is high impedance and the voltage at that pin is determined by the low pass filter capacitor.

RELATED PHASE LOCKED LOOP FREQUENCY SYNTHESIZERS

Part Number	Format	Prescale	Phase Detector
MC145144	4-Bit Data	Single Modulus	3 State
MC145145	Bus Input	Single Modulus	3 State/2 Output
MC145146	Format	Dual Modulus	3 State/2 Output
MC145151	Parallel Input	Single Modulus	3 State/2 Output
MC145152	Format	Dual Modulus	2 Output
MC145155	Serial Input	Single Modulus	3 State/2 Output
MC145156	Format	Dual Modulus	3 State/2 Output
MC145157		Single Modulus	3 State/2 Output
MC145158		Dual Modulus	3 State/2 Output
MC145159		Dual Modulus	3 State/Analog

MC145146

FIGURE 2
TYPICAL f_{in} MAXIMUM FREQUENCY vs V_{DD}
INPUT = 500 mV ptp




FIGURE 3
TYPICAL OSC_{in} MAXIMUM FREQUENCY vs V_{DD}
INPUT = 500 mV ptp




FIGURE 4
TYPICAL f_{in} MAXIMUM FREQUENCY vs V_{DD}
INPUT = SQ WAVE ($V_{DD} - V_{SS}$)




FIGURE 5
TYPICAL OSC_{in} MAXIMUM FREQUENCY vs V_{DD}
INPUT = SQ WAVE ($V_{DD} - V_{SS}$)







FIGURE 6
TYPICAL I_{DD} vs FREQUENCY




NOTE: To compute total I_{DD} add component due to f_{in} with that due to OSC_{in} .

FIGURE 8 — SYNTHESIZER FOR UHF MOBILE RADIO TELEPHONE CHANNELS DEMONSTRATES USE OF THE MC145146 IN MICROPROCESSOR/MICROCOMPUTER CONTROLLED SYSTEMS OPERATING TO SEVERAL HUNDRED MHz



- NOTES: 1) Receiver I.F. = 10.7 MHz, low side injection.
 2) Duplex operation with 5 MHz receive/transmit separation.
 3) $f_R = 25$ kHz, + R chosen to correspond with desired reference oscillator frequency.
 4) $N_{total} = 17733$ to $17758 = N \cdot P + A$; $N = 277$, $A = 5$ to 30 for $P = 64$.

FIGURE 9 — 686 CHANNEL, COMPUTER CONTROLLED, MOBILE RADIO TELEPHONE SYNTHESIZER FOR 800 MHz CELLULAR RADIO SYSTEMS



- NOTES: 1) Receiver 1st. I.F. = 45 MHz, low side injection; Receiver 2nd. I.F. = 11.7 MHz, low side injection.
 2) Duplex operation with 45 MHz receive/transmit separation.
 3) $f_R = 7.5 \text{ kHz}$, $+R = 1480$.
 4) $N_{\text{total}} = N \cdot 32 + A = 27501$ to 28166; $N = 859$ to 880; $A = 0$ to 31.
 5) Only one implementation is shown. Various other configurations and dual modulus prescaling values to $+128/+129$ are possible.