

# SUCCESSIVE APPROXIMATION REGISTERS

The MC14549B and MC14559B successive approximation registers are 8-bit registers providing all the digital control and storage necessary for successive approximation analog-to-digital conversion systems. These parts differ in only one control input. The Master Reset (MR) on the MC14549B is required in the cascaded mode when greater than 8 bits are desired. The Feed Forward (FF) of the MC14559B is used for register shortening where End-of-Conversion (EOC) is required after less than eight cycles.

Applications for the MC14549B and MC14559B include analog-to-digital conversion, with serial and parallel outputs.

- Totally Synchronous Operation
- All Outputs Buffered
- Single Supply Operation
- Serial Output
- Retriggerable
- Compatible with a Variety of Digital and Analog Systems such as the MC1408 8-Bit D/A Converter
- All Control Inputs Positive-Edge Triggered
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range

#### MAXIMUM RATINGS (Voltages referenced to VSS)

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +18	Vdc
Input Voltage, All Inputs	Vin	-0.5 to V <sub>DD</sub> + 0.5	Vdc
DC Current Drain per Pin	1	10	mAdc
Operating Temperature Range - AL Device CL/CP Device	TA	-55 to +125 -40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

# TRUTH TABLES

		иС14	5498		1
sc	SC(t-1)	MR	MR <sub>(t-1)</sub>	Clock	Action
×	×	×	×	7	None
×	×	1	×		Reset
1	0	0	0	5	Start Conversion
1	×	0	1	7	Start Conversion
1	1	0	0		Continue Conversion
0	×	0	×	5	Continue Previous Operation

SC	SC(t-1)	EOC	Clock	Action
×	×	X	٦	None
1	0	0	7	Start Conversion
×	1	0	7	Continue Conversion
0	0	0 .	7	Continue Conversion
0	×	1	7	Retain Conversion Result
1	×	1	7	Start Conversion

MC14559B

X = Don't Care


t-1 = State at Previous Clock -

# MC14549B MC14559B


## **CMOS MSI**

(LOW-POWER COMPLEMENTARY MOS)

SUCCESSIVE APPROXIMATION REGISTERS



#### PIN ASSIGNMENT



\* For MC14549B Pin 10 is MR input For MC14559B Pin 10 is FF input

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leqslant (V_{in})$  or  $V_{out} \leqslant V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

## MC14549B•MC14559B

## **ELECTRICAL CHARACTERISTICS**

	Symbol	V <sub>DD</sub> Vdc	T <sub>low</sub> *		25°C			Thigh*		
Characteristic			Min	Max	Min	Тур	Max	Min	Max .	Unit
Output Voltage "O" Level	VOL	5.0	-	0.05	_	0	0.05	_	0.05	Vdc
V <sub>in</sub> - V <sub>DD</sub> or 0	-	10	_	0.05	-	0	0.05	-	0.05	
, 55		15	-	0.05	-	0	0.05	-	0.05	
"1" Level	۷он	5.0	4.95	_	4.95	5.0	_	4.95	-	Vdc
Vin 0 or VDD	- 011	10	9.95	_	9.95	10		9.95	_	
" " " " " " " " " " " " " " " " " " " "		15	14.95	-	14.95	15	_	14.95	-	
nput Voltage# "0" Level	VIL									Vdc
(V <sub>O</sub> = 4.5 or 0.5 Vdc)	, -	5.0	_	1.5	-	2.25	1.5	- 1	1.5	
(V <sub>O</sub> = 9.0 or 1.0 Vdc)		10		3.0	-	4.50	3.0		3.0	
(VO = 13.5 or 1.5 Vdc)		15	-	4.0	-	6.75	4.0	-	4.0	
"1" Level	VIH									
(V <sub>O</sub> = 0.5 or 4.5 Vdc)	""	5.0	3.5	_	3.5	2.75	_	3.5	_	Vdc
(V <sub>O</sub> = 1.0 or 9.0 Vdc)		10	7.0	· -	7.0	5.50	_	7.0	_	
(V <sub>O</sub> = 1.5 or 13.5 Vdc)		15	11.0		11.0	8.25	_	11.0	_	
Output Drive Current (AL Device)	1011									mAdo
(VOH = 2.5 Vdc) Source	ІОН	5.0	-1.2		1.0	-1.7		-0.7	_	
		5.0	-0.25		-0.2	-0.36	_	-0.14	_	
(V <sub>OH</sub> = 4.6 Vdc)		10	-0.62	l _	-0.5	-0.9	_	-0.35	_	l
(V <sub>OH</sub> = 9.5 Vdc)		15	-1.8	_	-1.5	-3.5	_	-1.1	_	
(V <sub>OH</sub> = 13.5 Vdc)		5.0	1.28		1.02	1.76		0.72	_	mAde
(V <sub>OL</sub> ' = 0.4 Vdc) Sink	IOL	10	3.2	_	1	4.5	_	1.8		""
(V <sub>OL</sub> = 0.5 Vdc) Q Outputs		1	8.4	_	2.6	17.6	_	4.8	_	
(V <sub>OL</sub> = 1.5 Vdc)		15	1	_	6.8					1
(VOL = 0.4 Vdc) Sink		5.0	0.64	-	0.51	0.88	-	0.36	-	
(V <sub>OL</sub> = 0.5 Vdc) Pin 5, 11 only		5.0	1.6	-	1.3	2.25	-	0.9		ŀ
(V <sub>OL</sub> = 1.5 Vdc)		10	4.2		3.4	8.8		2.4		
Output Drive Current (CL/CP Device)	Iон									mAdd
(V <sub>OH</sub> = 2.5 Vdc) Source		5.0	-1.0	-	-0.8	-1.7	-	-0.6	_	
(V <sub>OH</sub> = 4.6 Vdc)	İ	5.0	-0.2	-	-0.16	-0.36	-	-0.12	-	1
(V <sub>OH</sub> = 9.5 Vdc)		10	-0.5	-	-0.4	-0.9	-	-0.3	-	1
(V <sub>OH</sub> = 13:5:Vdc)		15	-1.4	-	-1.2	-3.5	-	-1.0		
(V <sub>OI</sub> = 0.4 Vdc) Sink	IOL	5.0	1.04	_	0.88	1.76	_	0.72	-	mAde
(VOL = 0.5 Vdc) Q Outputs	0.	10	2.6	-	2.2	4.5	-	1.8	-	
(V <sub>OL</sub> = 1.5 Vdc)		15	7.2		6.0	17.6	-	4.8	-	ł
		5.0	0.52	_	0.44	0.88	l _	0.36	_	
(V <sub>OL</sub> = 0.4 Vdc) Sink		10	1.3		1.1	2.25		0.9	_	
(V <sub>OL</sub> = 0.5 Vdc) Pin 5, 11 only		15	3.6	_	3.0	8.8	_	2.4		1
(V <sub>OL</sub> = 1.5 Vdc) Input Current (AL Device)	1.	15	+	± 0.1	<del> </del>	±0.00001	± 0.1	+ = -	± 1.0	μAdo
	lin l	15	+=-	± 0.3	+	±0.00001	± 0.3	<del>  </del>	±1.0	μAdo
Input Current (CL/CP Device)	lin ·		<del>  -</del> -		1 7	5.0	ļ	<del> </del>		pF
Input Capacitance	Cin	-		-	-	3.0	7.5	-	-	"
(V <sub>in</sub> = 0)	<b> </b>	<u> </u>		+	<del> </del>	10005		<del> </del>	150	1 4
Quiescent Current (AL Device)	l <sub>DD</sub>	5.0	1 - '	5.0	-	0.005	5.0	_	150	μAd
(Per Package)		10	-	10	-	0.010	10	-	300	1
(Clock = V <sub>SS</sub>	<u> </u>	15		20	<del>  -</del>	0.015	20		600	+
Quiescent Current (CL/CP Device)	lDD	5.0	-	20	-	0.005	20	- "	150	μAd
(Per Package)		10	_	40	-	0.010	40	- '	300	1
(Clock = V <sub>SS</sub>		15		80	<u> </u>	0.015	80	<u> </u>	600	
Total Supply Current**†	IT	5.0			IT = (	0.8 µA/kH	t) f + IDE	)		μAd
(Dynamic plus Quiescent,		10			IT = (	1.6 µA/kH	) f + IDE	)		1
Per Package)		15				2.4 µA/kH;				1
(Ct = 50 pF on all outputs, all					•					1
buffers switching)		1								1

<sup>\*</sup>T<sub>low</sub> = -55°C for AL Device, -40°C for CL/CP Device.

Thigh = +125°C for AL Device, +85°C for CL/CP Device.

\*Noise immunity specified for worst-case input combination.

Noise Margin for both "1" and "0" level = 1.0 Vdc min @ VpD = 5.0 Vdc

2.0 Vdc min @ VpD = 10 Vdc

<sup>2.5</sup> Vdc min @ VDD = 15 Vdc

<sup>†</sup>To calculate total supply current at loads other than 50 pF:  $I_T(C_L) = I_T(50 \text{ pF}) + 2 \times 10^{-3} \text{ (C}_L - 50) \text{ V}_D\text{f}$ 

where IT is in  $\mu$ A (per package), CL in pF, VDD in Vdc, and f in kHz is input frequency. "The formulas given are for the typical characteristics only at 25°C.

# MC14549B•MC14559B


SWITCHING CHARACTERISTICS\* (CL = 50 pF, TA = 25°C)

Characteristic	Symbol	VDD	Min	Тур	Max	Unit
Output Rise Time	<sup>†</sup> TLH					ns
t <sub>TLH</sub> = (3.0 ns/pF) C <sub>L</sub> + 30 ns		5.0	_	180	360	
tTLH = (1.5 ns/pF) CL + 15 ns		10	-	90	180	
tTLH = (1.1 ns/pF) C <sub>L</sub> + 10 ns		15	_	65	130	
Output Fall Time	tTHL					ns
t <sub>THL</sub> = (1.5 ns/pF) C <sub>L</sub> + 25 ns		5.0	<b>-</b>	100	200	
t <sub>THL</sub> = (0.75 ns/pF) C <sub>L</sub> + 12.5 ns		10	-	50	100	1
tTHL = (0.55 ns/pF) CL + 9.5 ns		15	-	40	80	
Propagation Delay Time	tPLH,					ns
Clock to Q	tPHL.					
tpLH, tpHL = (1.7 ns/pF) CL + 415 ns		5.0	_	500	1000	
$t_{PLH} t_{PHL} = (0.66 \text{ ns/pF}) C_L + 177 \text{ ns}$		10	-	210	420	
tplH, tpHL = (0.5 ns/pF) CL + 130 ns		15	-	155	310	
Clock to Sout		ľ				
tpLH, tpHL = (1.7 ns/pF) CL + 665 ns		5.0	_	750	1500	
tpLH, tpHL = (0.66 ns/pF) CL + 277 ns		10	_	310	620	
tpLH, tpHL = (0.5 ns/pF) CL + 195 ns		15	_	220	440	
Clock to EOC						
tpLH_tpHL = (1.7 ns/pF) CL + 215 ns		5.0	_	300	600	1
tp_H tpHL = (0.66 ns/ pF) CL + 97 ns	ľ	10	_	130	260	
tpLH, tpHL = (0.5 ns/pF) CL + 75 ns		15	_	100	200	
SC, D, FF or MR Setup Time	t <sub>su</sub>	5.0	250	125	_	ns
		10	100	50	_	
•		15	80	40		
Clock Pulse Width	tWH(cl)	5.0	700	350	_	ns
		10	270	135	_	
		15	200	100		
Pulse Width - D, SC, FF or MR	twH	5.0	500	250	-	ns
		10	200	100	-	
	İ	15	160	80		
Clock Rise and Fall Time	tTLH,	5.0	_	_	15	μς
	THL	10	_	-	5.0	
		15			4.0	
Clock Pulse Frequency	fcl	5.0	_	1.5	0.8	MHz
•	1 -	10	_	3.0	1.5	
		15	-	4.0	2.0	


<sup>\*</sup> The formulae given are for the typical characteristics only.

# MC14549B•MC14559B

## SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



## **TIMING DIAGRAM**



- Don't care condition

Inh - Indicates Serial Out is inhibited low.

— Q8 is ninth-bit of serial information available from 8-bit register.
 Note: Pin 10 = V<sub>SS</sub>

## MC14549B • MC14559B

#### **OPERATING CHARACTERISTICS**

Both the MC14549B and MC14559B can be operated in either the "free run" or "strobed operation" mode for conversion schemes with any number of bits. Reliable cascading and/or recirculating operation can be achieved if the End of Convert (EOC) output is used as the controlling function, since with EOC = 0 (and with SC = 1 for MC14549B but either 1 or 0 for MC14559B) no stable state exists under continual clocked operation. The MC14559B will automatically recirculate after EOC = 1 during externally strobed operation, provided SC = 1.

All data and control inputs for these devices are triggered into the circuit on the positive edge of the clock pulse.

Operation of the various terminals is as follows:

**C = Clock** — A positive-going transition of the Clock is required for data on any input to be strobed into the circuit.

SC = Start Convert - A conversion sequence is initiated on the positive-going transition of the SC input on succeeding clock cycles.

 $D=Data\ In$  — Data on this input (usually from a comparator in A/D applications) is entered into the circuit on a positive-going transition of the clock. This input is Schmitt triggered and synchronized to allow fast response and quaranteed quality of serial and parallel data.

MR = Master Reset (MC14549B only) — Resets all output to 0 on positive-going transitions of the clock. If removed while SC = 0, the circuit will remain reset until SC = 1. This allows easy cascading of circuits.

FF = Feed Forward (MC14559B only) - Provides register shortening by removing unwanted bits from a system.

For operation with less than 8 bits, tie the output following the least significant bit of the circuit to FF.E.g.,

for a 6-bit conversion, tie Q1 to FF; the part will respond as shown in the timing diagram less two bit times. Note that Q1 and Q0 will still operate and must be disregarded.

For 8-bit operation, FF is tied to Vss.

For applications with more than 8 but less than 16 bits, use the basic connections shown in Figure 1. The FF input of the MC14559B is used to shorten the setup. Tying FF directly to the least significant bit used in the MC14559B allows EOC to provide the cascading signal, and results in smooth transition of serial information from the MC14559B to the MC14549B. The Serial Out  $(S_{\rm out})$  inhibit structure of the MC14559B remains inactive one cycle after EOC goes high, while  $S_{\rm out}$  of the MC14549B remains inhibited until the second clock cycle of its operation.

 $\mathbf{Q_n}=\mathbf{Data}$  Outputs — After a conversion is initiated the Q's on succeeding cycles go high and are then conditionally reset dependent upon the state of the D input. Once conditionally reset they remain in the proper state until the circuit is either reset or reinitiated.

**EOC** = End of Convert — This output goes high on the negative-going transition of the clock following FF = 1 (for the MC14559B) or the conditional reset of Q0. This allows settling of the digital circuitry prior to the End of Conversion indication. Therefore either level or edge triggering can indicate complete conversion.

 $S_{out} = Serial \ Out - Transmits conversion in serial fashion. Serial data occurs during the clock period when the corresponding parallel data bit is conditionally reset. Serial Out is inhibited on the initial period of a cycle, when the circuit is reset, and on the second cycle after EOC goes high. This provides efficient operation when cascaded.$ 




FIGURE 1 - 12-BIT CONVERSION SCHEME

#### TYPICAL APPLICATIONS

### Externally Controlled 6-Bit ADC (Figure 2)

Several features are shown in this application:

- Shortening of the register to six bits by feeding the seventh output bit into the FF input.
- Continuous conversion, if a continuous signal is applied to SC.
- Externally controlled updating (the start pulse must be shorter than the conversion cycle).
- The EOC output indicating that the parallel data are valid and that the serial output is complete.

## Continuously Cycling 8-Bit ADC (Figure 3)

This ADC is running continuously because the EOC signal is fed back to the SC input, immediately initiating a new cycle on the next clock pulse.

#### Continuously Cycling 12-Bit ADC (Figure 4)

Because each successive approximation register (SAR) has a capability of handling only an eight-bit word, two must be cascaded to make an ADC with more than eight bits.

When it is necessary to cascade two SAR's, the second SAR must have a stable resettable state to remain in while awaiting a subsequent start signal. However, the first stage must not have a stable resettable state while recycling, because during switch-on or due to outside influences, the first stage has entered a reset state, the entire ADC will remain in a stable non-functional condition.

This 12-bit ADC is continuously recycling. The serial as well as the parallel outputs are updated every thirteenth clock pulse. The EOC pulse indicates the completion of

FIGURE 2 - EXTERNALLY CONTROLLED 6-BIT ADC




FIGURE 3 - CONTINUOUSLY CYCLING 8-BIT ADC





FIGURE 4 - CONTINUOUSLY CYCLING 12-BIT ADC



the 12-bit conversion cycle, the end of the serial output word, and the validity of the parallel data output.

## Externally Controlled 12-Bit ADC (Figure 5)

In this circuit the external pulse starts the first SAR and simultaneously resets the cascaded second SAR. When Q4 of the first SAR goes high, the second SAR starts conversion, and the first one stops conversion. EOC indicates that the parallel data are valid and that the serial output is complete. Updating the output data is started with every external control pulse.

## Additional Motorola Parts for Successive Approximation ADC

Monolithic digital-to-analog converters — The MC1408/1508 converter has eight-bit resolution and is available with 6, 7, and 8-bit accuracy. The amplifier-comparator block — The MC1407/1507 contains a high speed operational amplifier and a high speed comparator with adjustable window.

With these two linear parts it is possible to construct SA-ADCs with an accuracy of up to eight bits, using as the register one MC14549B or one MC14559B. An additional CMOS block will be necessary to generate the clock frequency.

Additional information on successive approximation ADC is found in Motorola Application Note AN-716.

FIGURE 5 - EXTERNALLY CONTROLLED 12-BIT ADC

